DEVELOPMENT OF A MATHEMATICAL SPECIAL COMPUTER BASED ON THE ALTERA CYCLONE 3 FPGA USING THE NIOS2 CORE

R. Diachok, V. Lysiak, Halyna Klym

Abstract


This article describes the research and analysis of the development process of a specialized mathematical computer based on the Altera Cyclone 3 FPGA using the NIOS2 core. The main goal is to study the technical aspects of the project, such as hardware architecture and algorithmic support. Particular attention is paid to the analysis of algorithms and the structural scheme of the computer to maximize its performance and use of FPGA resources.  The key stages of the system development have been elaborated and described in detail. Among these stages are the development of the concept of the special computer architecture, the development of the software algorithm, and the development of the interaction of the created special computer with the user. Additionally, modeling of the calculation of basic mathematical operations on the NIOS II core was performed to confirm the concept and workability of the created device. The results of this study are intended to contribute to the further development of innovative technologies in the field of computing.

Key words: FPGA, NIOS2, Cyclone 3, Altera.

Full Text:

PDF

References


  1. Pinto C. F. Development of Altera NIOS II soft-core system to predict total hemoglobin using multivariate analysis / C. F. Pinto, J. S. Parab, M. D. Sequeira, G. M. Naik // Journal of physics: conference series. – 2021. – Vol. 1921(1). – P. 012039.
  2. Meyer-Baese U. Embedded microprocessor system design using FPGAs / U. Meyer-Baese // Berlin/Heidelberg, Germany: Springer. – 2021. – P. 23-45.
  3. Suárez-Gómez A. D. FPGA-based custom ip for quadrature encoders decoding / A. D. Suárez-Gómez, W. J. Pérez-Holguín // Revista Politécnica. – 2020. – Vol. 16(32). – P. 68-76.
  4. Romanov A. Y. The usage of a simple SchoolMIPS Soft-Processor core for teaching students the computer microarchitecture / A. Y. Romanov, S. Zhelnio, L. G. Izmailova, A. E. Ryazanova // International Conference on Quality Management, Transport and Information Security, Information Technologies (IT&QM&IS). - 2022 2022. – P. 382-387.
  5. Savaş G. FPGA-based remote accessible Laboratory Designs / G. Savaş, Z Albayrak // Electronic Letters on Science and Engineering. – 2022. – Vol. 18(1). – P. 21-30.
  6. Mohammed N. Q. Implementation dual parallelism cybersecurity architecture on FPGA / N. Q. Mohammed, A. Amir, M. H. Salih, H. Arrfou, Q. M. Hussein, B. Ahmad // J. Commun. 2022. – Vol. 17(5). – P. 386-392.
  7. Zajic A. Using analog side-channels for malware detection / A. Zajic, M. Prvulovic // Understanding Analog Side Channels Using Cryptography Algorithms. – 2023. – P. 151-209.
  8. Jidin A. Z. FPGA implementation of low-area square root calculator / A. Z. Jidin, T. Sutikno // TELKOMNIKA (Telecommunication Computing Electronics and Control). – 2015. – Vol. 13(4). – P. 1145-1152.
  9. Guerrieri A. Applications enabled by FPGA-based technology / A. Guerrieri, A. Upegui, L. Gantel // Electronics. – 2023. – Vol. 12(15). – P. 3302.
  10. Ren W. The design and implementation of high-speed codec based on FPGA / W. Ren, H. Liu // 10th International Conference on Communication Software and Networks (ICCSN). – 2018. – P. 427-532.
  11. Sikka P. Real time FPGA implementation of a high speed and area optimized Harris corner detection algorithm / P. Sikka, A. R. Asati, C. Shekhar // Microprocessors and Microsystems. – 2021. – Vol. 80. – P. 103514.
  12. Moslehpour S. Design of the Nios II system for the playing of wave files on an Altera DE2 Board / S. Moslehpour, K. Jenab, P. D. Weinsier, B. K. Matcha // International journal of engineering and technology. – 2013. – Vol. 5(3). – P. 361.
  13. Cheng C. B. Implementation of a camera system using Nios II on the Altera DE2-70 board / C. B. Cheng, A. B. Jambek, Indonesian Journal of Electrical Engineering and Computer Science. – 2019. – Vol. 13(1). – P. 513-522.




DOI: http://dx.doi.org/10.30970/eli.26.1

Refbacks

  • There are currently no refbacks.